timescale in verilog

welcome to shbcf.ru